Absrmcf--This paper describes a 10 bit 50MSampleIs CMOS DIA Converter fabricated in a lpm single-poly double-metal CMOS process. About 30Y0 power could be saved in video application by using a modified look-ahead circuit. The INL is less than 0.46LSB, and the DNL is less than 0.03LSB in the power-save mode. The settling time to 0.1% is less than 2013s. At 50MS/s the SFDR is 60dB. I b i s D/A converter has a single power supply of 5V, and at 5OMS/s when the input is all zero dissipates 20mW and all one dissipates 25OmW. The core chip size is 1.4mm x 2.8mm.
~NIROIIUC VlON
111 digital video signal processing systems, high conversion speed and high rcsolution CMOS DIA converters arc indispensable. Thc CMOS DAC has thc advantages of low power, low cost, 1 1 0 compatibility with TTI,, and are capablc of being integrated with digital processing IC's for video application. Now it is widely uscd in digital l'V, HDI'V, MPEG decoding system and the top-box etc.
In the consumer market of video system, integration and prograininability are main trends and key rcquiremcnts, DAC is usually integrated with some DSP digital circuitry. So the inotivation to lower the DAC power i i i different application is obvious. This paper describes a 10 bit 50MSls DAC fabricated iii a Ipm single-poly double-metal CMOS process. A hybrid strategy is adopted using thermorncter-code approach for the top 7 MSBs and a binary-scaled technique for the lower 3 ISBs. IHere we prescnted a novel modified look-ahead circuit to reduce the power. In digital video signal like NTSCIPAL, large amount of signal is zero during the blank and synchronization time. 'The modified look-ahead circuit is designed to switch off the current sot~rccs when the input is zero, and pre-detect non-zero input bcfore recovering to the normal operating point. The test results revcal that when the input of this IO-bit DAC is 1023, the supply current is 50mA, but wlicti the inpiit is 0, the supply currcnt is only 4mA. When we test it with a ficld of normal video signal, about 30% power could be saved. Besides oversampling DAC, Nyquist-rate DAC can be roughly categorized into four main types: decoder-based, binary-weighted, thermometer-code, and hybrid. Decoder-based converter is straightforward, but suffers from complex switch design and poor power efficiency. The advantage of the binary weighted approach is simplicity and area efiicacy, as no decoding is required. But the matching requirement, especially at major bit transitions, is a problem. A full thermometer-coded approach does not have these problems, as all I-LSB transitions are produced idcntically. This architecture intrinsically guarantcc the matching, monotonicity and glitch performance. Combining the techniques discussed above, wc adopted hybrid design, using segmentation. Usually 5+5 or 8+2 segmentation are popular in IObit DAC design [4] . Because of the area issue we segment I O bit into 7MSB and 3LSB [2] . An ordinary current soiirce is shown in Fig. 2(a) . Note the need here for precise time edges of i) and E . If both logic levels arc high simultaneously, IOU is shorted to I M . If both logic levels are low at the same time, the drain of Ql is pulled high and thc circuit takes longer to respond. To avoid the use of two logic driving levels, we connect the gatc of Q2 to a DC bias voltage, which is generated by a current source replica, so as to form a Fig. 2(b) . The current is steered to the output through Q2, and thus QI and Q3 effectively form a cascade current source when they drive current to the output. To maximize the speed in this converter, the voltage swing at the common connections of the current switches should be small.
___-
This design does not use two logic 12 and h, and can therefore be clocked at the maximum rate without the need for precise time edges. Two additional transistors are added to the switching transistors to isolate them from the output lines, reducing charge feedthrough due to parasitic gate-drain capacitancc.
Modified Look-uheud Circzril
For much of the duration o f a video signal, large aniounts of the DAC currents are flowing to ground through the 7 Z switch, during the Sync tip and back porch times when the input is a chain of zero.
A modified look-ahead circuit is designed to switch off the current sources during these times in order to reduce power. Unlike ordinary look-ahead circuit, which usually switch off the two switch transistors, the modified lookahead circuit switch off the current source transistor, so as to have a better performance. Compared to ordinary lookahead circuit, here we don't need precise time edge and the circuit takes less time to respond, so the sampling rate could be higher. Also the switch noise which disturb the designer is alleviated. When a train of zeros goes to the DAC, the current would normally be steered to G (gnd); however, the nand-gate instead switches off the current source to save power. When the nand-gate detects a ,'I" arriving at the D input of the flip-flop pipeline stage, it switches on the current source to G , half clockcycle before it is required to be switched to lour, in order to give the common node time to settle to its correct value, thereby retaining low o/p glitch. Fig. 4 is the simulation results of the current source, which depicts the principle of the look-ahead circuit. The listed signals are data, clock, clear, /olG =and the common node, The wave form demonstratcd the pre-settling of the common node and proper work before and after the data transitions.
It should be noted that this mode causes slight linearity degradation. The experimental result revcals that without invoking the power-saving function the INL is only 0.35LSB. This is because the total DAC current, instead of being fixed, now has a signal-dependent variation. The final test result shows that the INL of the power-saving mode is still less than 0.5LSB. 
Fig.3. Modified Look-ahead Circuit
This DAC is fabricated in a I pm single-poly doublemetal CMOS standard digital process. Special care is given to the layout design to achieve best static and dynamic performance. Full symmetric current source layout is adopted, so that neither mirroring nor 180'' rotation ofthe current source can cause output change of Since there are digital part and analog part in cach current source cell, guard ring and different supply is introduced. Fig. 5 shows a die photograph. The core circuit chip area is I .4mm x 2.8mm. VI. CONCLUSIONS This paper presents a I O bit SOMSamplc/s CMOS DIA Converter for video application, which is fabricated in a I pm single-poly double-metal CMOS process. A novel modified look-ahead circuit is designed to achieve low power in video application. This DAC has single power supply of 5V, dissipating 20mW when the input is all zero while 250mW when the input is all one. About 30% power could be saved in video application. The INL is less than 0.46LSB, and the DNL is less than 0.03LSB in the power-save mode. The core chip area is l.4mm x 2.8mm.
